



# Stealthy Opaque Predicates in Hardware - Obfuscating Constant Expressions at Negligible Overhead

Max Hoffmann, Christof Paar


Ruhr University Bochum, Horst-Görtz Institute for IT-Security, Germany

CHES 2018 | Amsterdam


10.09.2018




# Obfuscation



# Why Obfuscation?




# Why Obfuscation?






# Why Obfuscation?




# Why Obfuscation?



- One target in software is control flow obfuscation.



- One target in software is control flow obfuscation.





- Opaque Predicates are used as a basic building block.

- Opaque Predicates are used as a basic building block.
- An opaque predicate:
  - is an expression
  - looks like having a dynamic value
  - evaluates to a constant, known value

Example:

```
(x * (x + 1)) % 2 == 0
```

- Opaque Predicates are used as a basic building block.
- An opaque predicate:
  - is an expression
  - looks like having a dynamic value
  - evaluates to a constant, known value
- Meant to harden against static analysis.

Example:


```
(x * (x + 1)) % 2 == 0
```

- **Static Analysis:** analysis performed solely on a static data, e.g., a binary.
- **Dynamic Analysis:** analysis performed during operation, e.g., while executing a binary.


# Example: Software Opaque Predicates

```
if ((x * (x + 1)) % 2 == 0):  
    foo()  
else  
    bar()
```

- Control flow graph of a static analyzer:



- "True" control flow graph:



# A Software Obfuscation Technique in Hardware?

- How can a software obfuscation technique help in hardware?
- Obfuscation should harden against reverse engineering.

# A Software Obfuscation Technique in Hardware?

- How can a software obfuscation technique help in hardware?
- Obfuscation should harden against reverse engineering.
- Reverse engineers rarely analyze an entire design.
- Mostly: small parts of a design.



# A Software Obfuscation Technique in Hardware?



- How can a software obfuscation technique help in hardware?
- Obfuscation should harden against reverse engineering.
- Reverse engineers rarely analyze an entire design.
- Mostly: small parts of a design.
- **Goal:** hide as much information as possible.
  - reduces starting points for reverse engineers.
  - makes understanding of any component harder.

# Example: Hardware Reversing

```
if a = "0110" then  
  output <= '1';  
end if;
```

vs.

```
if a = b then  
  output <= '1';  
end if;
```





# Example: Hardware Reversing

```
if a = "0110" then  
  output <= '1';  
end if;
```

vs.


```
if a = b then  
  output <= '1';  
end if;
```



→ Use OPs to hide information introduced by constant signals.


# PREVIOUS WORK

- Only one prior work on opaque predicates.
- Sergeichik et al. presented LFSR-based OPs in 2014 [1].



[1] Sergeichik and Ivaniuk. "Implementation of opaque predicates for fpga designs hardware obfuscation." (JICMS, 2014).

- **Problem:** Easy to detect, uncommon structure
- Removal via static analysis demonstrated in [1].




[1] Wallat, Fyrbiak, Schlögel, and Paar. "A Look at the Dark Side of Hardware Reverse Engineering – A Case Study" (IVSW, 2017)



- **Problem:** Easy to detect, uncommon structure

- Removal via static analysis demonstrated in [1].

- **Desired Metric:** “Stealthiness”
  - Impossible (?) to measure
  - Human factor plays a role
  - Different in hardware and software



[1] Wallat, Fyrbiak, Schlögel, and Paar. “A Look at the Dark Side of Hardware Reverse Engineering – A Case Study” (IVSW, 2017)


# OPAQUE PREDICATES IN HARDWARE

- Stealthiness: use common structures.
- Try to use existing circuitry.

- Stealthiness: use common structures.
- Try to use existing circuitry.
- **Observation:**
  - Signals are changing constantly.
  - A signal's value is only important while evaluated.


- Stealthiness: use common structures.
  - Try to use existing circuitry.
  - **Observation:**
    - Signals are changing constantly.
    - A signal's value is only important while evaluated.
- Use an existing signal which
1. has the required state whenever we need it
  2. switches “randomly” when not needed.

# Example: Hardware OPs






# Example: Hardware OPs




- Constant value required in Work1, Work2, and Work3.
- Multiple options to use the state of an FSM as an OP.

# Example: Hardware OPs




- Constant value required in Work1, Work2, and Work3.
- Multiple options to use the state of an FSM as an OP.

# Example: Hardware OPs




- Constant value required in Work1, Work2, and Work3.
- Multiple options to use the state of an FSM as an OP.


- Example:
  - Constant  $1101000_2$  to be obfuscated.
  - 5-bit FSM passes 3 states during the processing period.




- 1<sup>st</sup> State:




- 2<sup>nd</sup> State:



- 3<sup>rd</sup> State:



- 4<sup>th</sup> State:






- Very stealthy: existing FSMs are used.
- Zero additional gates (in theory...)


- Very stealthy: existing FSMs are used.
- Zero additional gates (in theory...)
- Applicable to nearly all designs.
- Considerably increases reversing effort:  
Reversing of control- and data-path required for identification of constants.

- Very stealthy: existing FSMs are used.
- Zero additional gates (in theory...)
- Applicable to nearly all designs.
- Considerably increases reversing effort:  
Reversing of control- and data-path required for identification of constants.
- Applicable to ASICs and FPGAs.
- Forces a reverse engineer to apply dynamic analysis.

- If no suitable FSM available, add a new FSM-like module.
  - Make it reset outside of the processing period.
  - Make it stabilize in a known state after some cycles.
  - Generate OP value from stable state.
- Still stealthy (FSMs are common).
- Stabilizing FSMs are also common (DONE state).



# CASE STUDIES



---

## Algorithm 1 Subverted RSA KeyGen

---

**Input:**  $1^\lambda$

**Output:**  $\text{pk} = (n, e), \text{sk} = (d)$

- 1: Choose  $p, q$  as random  $\lambda/2$ -bit primes
  - 2:  $n \leftarrow pq$
  - 3:  $e \leftarrow p^{E_{adv}} \bmod N_{adv}$
  - 4: **while**  $\text{gcd}(e, \Phi(n)) \neq 1$  **do**
  - 5:      $e \leftarrow e + 1$
  - 6:  $d \leftarrow e^{-1} \bmod \Phi(n)$
  - 7: **return**  $\text{pk} = (n, e), \text{sk} = (d)$
-

Design		LUTs		FFs	
PRESENT	Unobfuscated	304		347	
	Strategy 1	307	+0.99%	347	+0%
	Strategy 2	304	+0%	350	+0.86%
RSA	Unobfuscated	10570		5316	
	Strategy 1	10811	+2.28%	5314	-0.04%
	Strategy 2	10692	+1.15%	5323	+0.13%

**Platform:** XILINX Artix-7 35T FPGA

**Legend:**

- Unobfuscated: no opaque predicates were used
- Strategy 1: opaque predicate from existing circuitry
- Strategy 2: new circuitry for the opaque predicate



# APPLICATION: WATERMARKING

- A watermark enables identification of IP-theft.
- A vendor can inspect products for presence of his watermark.
- Schmid et al. proposed a watermarking scheme for FPGAs which implements a watermark into LUT configurations [1].



[1] Schmid, Moritz, and Ziener, Daniel, and Teich, Jurgen. "Netlist-level IP protection by watermarking for LUT-based FPGAs." (FPT 2008)

- A LUT is configured by defining its output values.
- Example:

$I_3$		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
$I_2$		0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
$I_1$		0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
$I_0$		0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
<hr/>																	
output/config		1	0	1	1	1	0	1	0	0	0	0	1	1	0	1	0

- These configurations can be read from the bitstream of an FPGA.

# Watermarking by Schmid et al.

- **Idea:** fix some inputs to GND.

$$\begin{array}{l} \text{GND} \rightarrow I_3 \\ \text{GND} \rightarrow I_2 \\ I_1 \\ I_0 \end{array} \left| \begin{array}{cccccccccccccccc} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \end{array} \right.$$

# Watermarking by Schmid et al.

- **Idea:** fix some inputs to GND.
- Configuration bits for other cases become effectively unused.

GND $\rightarrow I_3$		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
GND $\rightarrow I_2$		0	0	0	0	1	1	1	1	0	0	0	0	1	1	1
$I_1$		0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
$I_0$		0	1	0	1	0	1	0	1	0	1	0	1	0	1	1

# Watermarking by Schmid et al.

- **Idea:** fix some inputs to GND.
- Configuration bits for other cases become effectively unused.
- Embed watermark there.

GND $\rightarrow$ $I_3$	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
GND $\rightarrow$ $I_2$	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
$I_1$	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
$I_0$	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
output/config	C	C	C	C	W	W	W	W	W	W	W	W	W	W	W	W

- Netlist-level attacker was included in attacker model.
- **Problem:** Tracing GND to LUTs → detected → easy to remove the watermark.

- Netlist-level attacker was included in attacker model.
- **Problem:** Tracing GND to LUTs  $\rightarrow$  detected  $\rightarrow$  easy to remove the watermark.
- **Solution:** Use our OPs instead of GND.

$OP \rightarrow I_3$	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
$OP \rightarrow I_2$	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
$I_1$	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
$I_0$	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
output/config	C	C	C	C	W	W	W	W	W	W	W	W	W	W	W	W



# CONCLUSION

- Novel technique for opaque predicates in hardware (ASICs + FPGAs).
- Strong technique (discussion in the paper).
- Instantiation strategies:
  - Existing circuitry.
  - Additional circuitry.
- Practical evaluation.
- Demonstrate potential to mitigate existing attacks.



**Thank You For Your Attention!  
Any Questions?**