[1]
2019. New Circuit Minimization Techniques for Smaller and Faster AES SBoxes. IACR Transactions on Cryptographic Hardware and Embedded Systems. 2019, 4 (Aug. 2019), 91–125. DOI:https://doi.org/10.13154/tches.v2019.i4.91-125.