[1]
2020. Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW/SW Co-Design of qTESLA. IACR Transactions on Cryptographic Hardware and Embedded Systems. 2020, 3 (Jun. 2020), 269–306. DOI:https://doi.org/10.13154/tches.v2020.i3.269-306.