Learning Parity With Physical Noise: Imperfections, Reductions and FPGA Prototype. TCHES 2021, 2021 (3), 390-417. https://doi.org/10.46586/tches.v2021.i3.390-417.