1.
New Circuit Minimization Techniques for Smaller and Faster AES SBoxes. TCHES. 2019;2019(4):91-125. doi:10.13154/tches.v2019.i4.91-125