Low-Latency Hardware Masking with Application to AES. TCHES. 2020;2020(2):300-326. doi:10.13154/tches.v2020.i2.300-326