“New Circuit Minimization Techniques for Smaller and Faster AES SBoxes”. 2019. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019 (4): 91-125. https://doi.org/10.13154/tches.v2019.i4.91-125.