“Efficient ASIC Architecture for Low Latency Classic McEliece Decoding”, TCHES, vol. 2024, no. 2, pp. 403–425, Mar. 2024, doi: 10.46586/tches.v2024.i2.403-425.