[1]
“Optimized Hardware-Software Co-Design for Kyber and Dilithium on RISC-V SoC FPGA”, TCHES, vol. 2024, no. 3, pp. 99–135, Jul. 2024, doi: 10.46586/tches.v2024.i3.99-135.