[1]
“Automated Generation of Fault-Resistant Circuits”, TCHES, vol. 2024, no. 3, pp. 136–173, Jul. 2024, doi: 10.46586/tches.v2024.i3.136-173.