“Low-Latency Hardware Masking With Application to AES”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2020, no. 2, Mar. 2020, pp. 300-26, https://doi.org/10.13154/tches.v2020.i2.300-326.