“Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW SW Co-Design of QTESLA”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2020, no. 3, June 2020, pp. 269-06, https://doi.org/10.13154/tches.v2020.i3.269-306.