“High-Speed Instruction-Set Coprocessor for Lattice-Based Key Encapsulation Mechanism: Saber in Hardware”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2020, no. 4, Aug. 2020, pp. 443-66, https://doi.org/10.13154/tches.v2020.i4.443-466.