“The SPEEDY Family of Block Ciphers: Engineering an Ultra Low-Latency Cipher from Gate Level for Secure Processor Architectures”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2021, no. 4, Aug. 2021, pp. 510-45, https://doi.org/10.46586/tches.v2021.i4.510-545.